

# 512K x 8 MoBL Static RAM

#### **Features**

- Low voltage range: —2.7V–3.6V
- Ultra low active power
- · Low standby power
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- · CMOS for optimum speed/power

#### **Functional Description**

The CY62148V is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling.


The device can be put into standby mode when deselected  $(\overline{CE} \text{ HIGH})$ .

Writing to the device is <u>accomplished</u> by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins  $(A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).


The CY62148V is available in a 36-ball FBGA, 32 pin TSOPII, and a 32-pin SOIC package.






#### **Pin Configurations**

#### TSOPII/SOIC



#### **FBGA Top View**



62148V-2

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C

DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......–0.5V to  $\rm V_{CC}$  + 0.5V

Supply Voltage to Ground Potential.....-0.5V to +4.6V

DC Input Voltage <sup>[1]</sup>	–0.5V to $V_{CC}$ + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40°C to +85°C	2.7V to 3.6V

#### **Product Portfolio**

						Power Dis	sipation (In	dustrial)
Product	V <sub>CC</sub> Range			Operating (I <sub>CC</sub> )		Standby (I <sub>SB2</sub> )		
	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Speed	<b>Typ.</b> <sup>[2]</sup>	Maximum	Ty.p <sup>[2]</sup>	Maximum
CY62148V	2.7V	3.0V	3.6V	70 ns	7	15 mA	2 μΑ	20 μΑ

- 1.  $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .



## **Electrical Characteristics** Over the Operating Range

						CY62148V	1	
Parameter	Description	Test Condit	ions		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2$	.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2$	7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 3$	.6V	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 2$	7V	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$			-1	<u>+</u> 1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{O} \leq V_{CC}, Output$ Disabled			-1	<u>+</u> 1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	I <sub>OUT</sub> = 0 mA, (f = f <sub>MAX</sub> = 1/t <sub>RC</sub> ) CMOS Levels	$f_{MAX} = 1/t_{RC}) CMOS$			7	15	mA
		$I_{OUT} = 0 \text{ mA}, f = 1 \text{ MHz}$	CMOS Le	vels		1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = f_{MAX}$				100	μА	
I <sub>SB2</sub>	Automatic CE	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3V$		L		1	50	μΑ
	Power-Down Current— CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0	V <sub>CC</sub> = 3.6V	LL		2	20	μΑ

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$	8	pF

#### **Thermal Resistance**


Description	Test Conditions	Symbol	Others	BGA	Units
Thermal Resistance <sup>[3]</sup> (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	TBD	TBD	°C/W
Thermal Resistance <sup>[3]</sup> (Junction to Case)		$\Theta_{\sf JC}$	TBD	TBD	°C/W


#### Note:

<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**






Parameters	3.0V	Unit
R1	1105	Ohms
R2	1550	Ohms
R <sub>TH</sub>	645	Ohms
$V_{TH}$	1.75V	Volts

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{2} = 1.0V$	L/ LL		0.2	5.5	μΑ
		$\begin{split} &\frac{V_{CC}}{\text{CE}} = 1.0\text{V} \\ &\text{CE} \geq V_{CC} - 0.3\text{V}, \\ &V_{IN} \geq V_{CC} - 0.3\text{V or} \\ &V_{IN} \leq 0.3\text{V} \\ &\text{No input may exceed} \\ &V_{CC} + 0.3\text{V} \end{split}$					μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

#### Note:

#### **Data Retention Waveform**



<sup>4.</sup> Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 10 \,\mu s$  or stable at  $V_{CC(min.)} \ge 10 \,\mu s$ .



#### Switching Characteristics Over the Operating Range<sup>[5]</sup>

		(2.7V Oper	/–3.6V ration)		
Parameter	Description	Min.	Max.	Unit	
READ CYCLE		·			
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-Down		70	ns	
WRITE CYCLE <sup>[8, 9]</sup>	·				
t <sub>WC</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50		ns	
t <sub>SD</sub>	Data Set-Up to Write End	30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	10		ns	

#### Notes:


- 5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.


- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>. 8.





## **Switching Waveforms**

# Read Cycle No. 1<sup>[10, 11]</sup>









#### Notes:

- 10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

  11. WE is HIGH for read cycle.

  12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


  13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

  14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.


  15. During this period, the I/Os are in output state and input signals should not be applied.



## Switching Waveforms (continued)












## **Typical DC and AC Characteristics**







#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62148VLL-70BAI	BA37	36-Ball Fine Pitch BGA	Industrial
	CY62148VLL-70ZI	ZS32	32-Lead TSOPII	
	CY62148VLL-70SI	S34	32-Lead 450 mil. molded SOIC	

BOTTOM VIEW





## **Package Diagrams**

#### 36-Ball (7.00 mm x 8.5 mm x 1.5 mm) Thin BGA BA37



TOP VIEW






51-85105-A

\* THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC M0192 (LOW PROFILE BGA FAMILY)



## Package Diagrams (continued)


#### 32-Lead (450 MIL) Molded SOIC S34





## Package Diagrams (continued)

#### 32-Lead TSOP II ZS32





Document Title: CY62148V MoBL™ 512K x 8 MoBL Static RAM Document Number: 38-05070					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	107263	09/15/01	SZV	Change from Spec number: 38-00646 to 38-05070	